



D5ST Series

Hosonic



5032 LVDS OSC

FEATURES


- 5.0*3.2*1.3mm package
- Tri-State function available
- Low Jitter and Noise
- LVDS output
- Ideal for Fiber-optic communication applications, FTTH and SONET/SDH applications, Sever, FCHBA, Fibre Channel, Gigabit Ethernet, and Serial ATA

Electrical Specifications

Parameter		Condition	D5	ST
Frequency Range	F0		25~156.25MHz	
Output Specification			LVDS	
Frequency Stability*		All Condition	± 25 ppm, ± 50 ppm, ± 100 ppm	
Operating Temperature Range	Topr		-20°C~+70°C(-40°C~+85°C option)	
Storage Temperature Range	Tstg		-55℃~+125℃	
Power supply Voltage	V_{DD}		3.3V+/-5%	2.5V+/-5%
Supply Current	Idd		80mA Max	
Output Symmetry	Sym	At ½Vpp	40/60%(45/55% Option)	
Rise time	Tr	20%Vpp~80%Vpp	1nS Max	
Fall Time	$T_{\rm f}$	80%Vpp~20%Vpp	1nS Max	
Output Voltage	Vон		1.4V Typ.	
	Vol		1.1V Тур.	
Differential output voltage	Vod		350mV Typ.	
Differential output error	$\triangle V_{OD}$		40mV Typ.	
Offset voltage	Vos		1.25V Тур.	
Offset error	$\triangle Vos$		50mV Typ.	
Output Load			100Ω Ouput - comp. output	
Integrated phase jitter (RMS)		Integrated 12KHz to 20MHz	1pS Max	
Start Time	Ts		10mS Max	
Aging(First Year)		25℃±3℃	± 2 ppm Max	
Pin 1,tri-state function			Pin 1=H or openOutput active at pin 4,5 Pin 1=Lhigh impedance at pin 4,5	
Packing Unit		1000pcs/reel		

*Include: 25°C tolerance, operating temperature range, input voltage change, aging, load change, shock and vibration

Mechanical Dimensions(mm)



Tri-State N.C

GND


Out

#6 VDE

30MA

#2


#4




Recommended Solder Pattern


.20

1.00









**Note: 0.01uF bypass capacitor should be placed between VDD(Pin6) and GND(Pin3) to Minimize power supply line noise