

MODEL 625




HCMOS CLOCK OSCILLATOR

FEATURES

- Standard 2.5mm x 2.0mm 4-Pad Surface Mount Package
- HCMOS Output
- Fundamental and 3rd Overtone Crystal Designs
- Frequency Range 1 110 MHz
- Frequency Stability ±50 ppm Standard, ±25 ppm and ±20 ppm Available
- Operating Voltages +1.8Vdc, +2.5Vdc or +3.3Vdc
- Operating Temperature to -40°C to +85°C
- Output Enable Standard
- Tape & Reel Packaging Standard, EIA-418
- RoHS/Green Compliant [6/6]

APPLICATIONS

Model 625 is ideal for applications; such as broadband access, Ethernet/Gigabit Ethernet, microprocessors/DSP/FPGA, networking equipment computers and peripherals, digital video, cameras and other portable devices.




1] Consult factory for 6I Stability/Temperature availability.

2] Frequency is recorded with three leading significant digits before the 'M' and 5 significant digits after the 'M' (including zeros). [Ex. 3.579545 MHz, code as 003M57954; 14.31818 MHz, code as 014M31818; 125 MHz, code as 125M00000]

Not all performance combinations and frequencies may be available. Contact your local CTS Representative or CTS Customer Service for availability.

PACKAGING INFORMATION [reference]

Device quantity is 1k pcs. minimum and 3k pcs. maximum per 180mm reel. 8mm tape width.



DOCUMENT NO. 008-0329-0

PAGE 1- 3

WWW.CTSCORP.COM





PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNI
Maximum Supply Voltage	V _{CC}	_	-0.5	-	4.0	V
Storage Temperature	T _{STG}	-	-40	-	+100	°C
Frequency Range	f ₀	-	1.0	-	110	MHz
Frequency Stability						
[See Note 1 and Ordering Information]	∆f/f _O	-	-	-	20, 25, 50	± pp
Aging	∆f/f _O	@+25°C, 1st year	-	-	3	± pp
Operating Temperature						
Commercial	T _A	_	-10		+60	°C
	• 4		-20	+25	+70	
Industrial			-40		+85	
Supply Voltage			1.62	1.0	1.00	
Model 625M	V _{CC}	±10%	1.62 2.25	1.8	1.98	V
Model 625N				2.5	2.75	
Model 625L		C _L = 15pF	2.97	3.3	3.63	
Supply Current					7	
Model 625M		1.0 MHz to 50 MHz	-	-	7 15	
[+1.8V] Model 625N	I _{CC}	50.1 MHz to 110 MHz 1.0 MHz to 50 MHz	-	-	15	m
[+2.5V]	-00	50.1 MHz to 110 MHz	-	-	10	111/
Model 625L	_	1.0 MHz to 50 MHz			15	
[+3.3V]		50.1 MHz to 110 MHz	_	_	20	
Output Load	CL.	50.1 PH/2 to 110 Ph/2	_	_	15	q
Output Voltage Levels	<u> </u>				15	Pi
Logic '1' Level	V _{OH}	CMOS Load	90%V _{CC}	_	_	v
Logic '0' Level	V _{OL}	CMOS Load	-	_	10%V _{CC}	v
Output Current	V OL	CMOS LOAU	-	-	10 /0 V _{CC}	
Logic '1' Level [M,N,L]	т	V _{OH} = 90%V _{CC} (1.8V, 2.5, 3.3V)	-	-	-2, -4, -8	
-	I _{OH}		-	-		m/
Logic '0' Level [M,N,L]	I _{OL}	$V_{OL} = 10\% V_{CC}$ (1.8V, 2.5, 3.3V)	-	-	+2, +4, +8	0/
Output Duty Cycle	SYM	@ 50% Level	45	-	55	%
Rise and Fall Time		(a) 10% - 90% Levels, $C_L = 15 pF$			_	
Model 625M		1.0 MHz to 20 MHz	-	-	5	
[+1.8V] Model 625N	T _R , T _F	20.1 MHz to 110 MHz 1.0 MHz to 20 MHz	-	-	4	ns
[+2.5V]	'R7 'F	20.1 MHz to 110 MHz	-	-	3	115
Model 625L	_	1.0 MHz to 20 MHz	_	_	3	
[+3.3V]		20.1 MHz to 110 MHz	_	_	2	
Start Up Time	Ts	Application of V_{CC}	-	2	5	m
Enable Function	- 5			2	5	1115
Enable Input Voltage	V _{IH}	Pin 1 Logic '1', Output Enabled	0.7*V _{CC}	_	_	
Disable Input Voltage	VIH				0.3*V _{CC}	v
·		Pin 1 Logic '0', Output Disabled	-			
Enable Time [M,N,L]	T _{PLZ}	Pin 1 Logic '1'	-	-	5	m
Standby Current	I _{ST}	Pin 1 Logic '0', Output Disabled	-	-	15	μ/
Period Jitter, pk-pk	pjpk-pk	-	-	-	40	
Period Jitter, RMS	pjrms		-	-	25	ps
Phase Jitter, RMS	tjrms	Bandwidth 12 kHz - 20 MHz	-	-	1	

Notes:

1. Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and aging.

LVCMOS OUTPUT WAVEFORM






ENABLE TRUTH TABLE

PIN 1	PIN 3
Logic `1'	Output
Open	Output
Logic `0'	High Imp.



MODEL 625 2.5MM X 2.0MM LOW COST HCMOS CLOCK OSCILLATOR

MECHANICAL SPECIFICATIONS



MARKING INFORMATION

- XX.XX Frequency in MHz.
 C CTS and Pin 1 identifier.
- 3. ** Manufacturing Site Code.
- 4. D Manufacturing Date Code. [See Table 1 for codes.]
- 5. Complete CTS part number, frequency value and date code information must appear on reel and carton labels.


NOTES

- 1. Termination pads [e4]. Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- 2. Reflow conditions per JEDEC J-STD-020; 260°C maximum, 20 seconds.
- 3. MSL = 1.

TABLE I																
			MONTH		JAN	FEB	MAR	APR	MAY	JUN	JUL	AUG	SEP	ост	NOV	DEC
	YEAR				JAN	110	WIAK		WIA I	3014	JUL	AUG	JEr	001	NOV	DEC
2001	2005	2009	2013	2017	Α	В	С	D	E	F	G	Н	J	К	L	М
2002	2006	2010	2014	2018	Ν	Р	Q	R	S	Т	U	V	W	Х	Y	Z
2003	2007	2011	2015	2019	а	b	с	d	е	f	g	h	j	k	I	m
2004	2008	2012	2016	2020	n	р	q	r	S	t	u	v	w	x	у	z

SUGGESTED SOLDER PAD GEOMETRY

 C_{BYPASS} should be ≥ 0.01 uF.



D.U.T. PIN ASSIGNMENTS

PIN	SYMBOL	DESCRIPTION					
1	EOH	Enable					
2	GND	Circuit & Package Ground					
3	Output	RF Output					
4	V _{CC}	Supply Voltage					